NAND gate

From Wikipedia, the free encyclopedia - View original article

 
  (Redirected from Negated AND gate)
Jump to: navigation, search
NAND logic table
InputOutput
AB
001
011
101
110
The TTL 7400 chip, containing four NANDs. The two additional pins supply power (+5 V) and connect the ground

In digital electronics, a NAND gate (Negated AND or NOT AND) is a logic gate which produces an output that is false only if all its inputs are true. A LOW (0) output results only if both the inputs to the gate are HIGH (1); if one or both inputs are LOW (0), a HIGH (1) output results. It is made using transistors.

The NAND gate is significant because any boolean function can be implemented by using a combination of NAND gates. This property is called functional completeness.

Digital systems employing certain logic circuits take advantage of NAND's functional completeness.

The function NAND(a1, a2, ..., an) is logically equivalent to NOT(a1 AND a2 AND ... AND an).

Symbols[edit]

There are three symbols for NAND gates: the MIL/ANSI symbol, the IEC symbol and the deprecated DIN symbol sometimes found on old schematics. For more information see logic gate symbols.

NAND ANSI Labelled.svgNAND IEC.svgNAND DIN.svg
MIL/ANSI SymbolIEC SymbolDIN Symbol

Hardware description and pinout[edit]

NAND gates are basic logic gates, and as such they are recognised in TTL and CMOS ICs.

This schematic diagram shows the arrangement of NAND gates within a standard 4011 CMOS integrated circuit.

CMOS version[edit]

The standard, 4000 series, CMOS IC is the 4011, which includes four independent, two-input, NAND gates.

Availability[edit]

These devices are available from most semiconductor manufacturers such as Fairchild Semiconductor, Philips or Texas Instruments. These are usually available in both through-hole DIL and SOIC format. Datasheets are readily available in most datasheet databases.

The standard 2-, 3-, 4- and 8-input NAND gates are available:

Implementations[edit]

The NAND gate has the property of functional completeness. That is, any other logic function (AND, OR, etc.) can be implemented using only NAND gates. An entire processor can be created using NAND gates alone. In TTL ICs using multiple-emitter transistors, it also requires fewer transistors than a NOR gate.

NMOS NAND gate
CMOS NAND gate
TTL NAND gate
The physical layout of a CMOS NAND
Die of a 74AHC00D quad 2-input NAND gate manufactured by NXP Semiconductors.

See also[edit]

References[edit]

External links[edit]